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We report on integration of double nanocrystalline silicon quantum dots (nc-Si QDs) of approximately 10nm in diameter onto
the multiple-gate single-electron transistor (SET) used as a highly-sensitive charge polarization detector. The SET with a
single charging island is ﬁrst patterned lithographically on silicon-on-insulator, and the multiple-gate bias dependence of the
Coulomb current oscillation is characterized at 4.2K. The coupling capacitance parameters between the SET charging island
and the multiple-gate are estimated and compared with those obtained by using the three-dimensional capacitance simulation.
Double nc-Si QDs are then deposited in the immediate vicinity of the charging island of the SET by using the very-high
frequency plasma deposition technique. We perform the single-electron circuit simulations and demonstrate that only  e
charge polarization of the double QDs can be sensed as a shift of the Coulomb oscillation peaks.
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1. Introduction
The double quantum dots (DQD) structure has recently
been studied as a charge qubit to realize the solid-
state quantum computer. DQDs have been fabricated in
GaAs:AlGaAs heterostructures, where DQDs are realized
through the depletion of a two-dimensional electron gas
using surface gates.1) In these devices large numbers of
surface gates are used to deﬁne the QDs and the barriers,
which lead to shallow potentials conﬁnement and cross
capacitance problems. DQDs have also been fabricated in
the Si-based materials by using the electron beam litho-
graphy and the reactive ion etching (RIE) techniques, which
results in a ‘‘trench-isolated’’ structure.2,3) Charge polar-
izations in the DQDs are measured using a single-electron
transistor (SET). The theoretical limit of charge sensitivity
for a SET is about 1   10 6 eHz 1=2.4) This ultra high charge
sensitivity property makes the possibility of detecting the
quite small changes in the distribution of charge within a
capacitively-coupled structure.
To realize the practical quantum computer, computation
steps (= decoherence time/coherent period) must be in-
creased at least by 104 times. To meet this computational
requirement, increasing the decoherence time and the
coherent oscillation frequency is the necessary condition.
One of the solutions is using the smaller sized quantum dots
which show enhanced quantum eﬀect. In the present work,
we succeeded in integrating the lithographically patterned
SET and nanocrystalline-Si quantum dots (nc-Si QDs).
The nc-Si QDs are fabricated by the pulsed-gas very-high-
frequency (VHF) plasma process and approximately 10nm
in size, spherical in shape, and highly pure in nature.5–7)
These unique properties will help to realize the long
decoherence time charge qubits. Integration of nc-Si QDs
with patterned substrate has been carried out by atomic
force microscope (AFM) or dots solution techniques.8,9)
But position control for all dots using AFM technique is
laborious work. The nc-Si QDs assembly technique has
recently been applied for the pre-patterned nanostructures,
but position control of individual nc-Si QDs is not realized
yet. In this work we report in-situ deposition technique to
locate double nc-Si QDs in a nanoscale window patterned in
the immediate vicinity of the SET charging island by using
high-resolution electron beam lithography. We carried out
the diﬀerential current measurement to estimate the capaci-
tance coupling parameters and compared them with three-
dimensional capacitance simulations. To investigate the
eﬀects of the charge polarizations on the SET character-
istics, we performed the equivalent circuit simulation.
2. SET Fabrication
SETs were fabricated using separation by implantation of
oxygen (SIMOX) silicon substrates with initial silicon-on-
insulator (SOI) thickness of 100nm and buried-oxide (BOX)
thickness of 200nm. Negative resist RD-2000N was used
for electron-beam (EB) direct writing. Although primarily
developed as a deep ultraviolet resist, RD-2000N shows
good sensitivity to EB exposure.10) This resist oﬀers good
etching resistance and simple resist handling. The initial SOI
layer thickness was reduced to 40nm by repeated thermal
oxidation and wet etching. The fabricated SET is structured
with single dot and four side gates. The schematic top-view
of the SET is shown in Fig. 1. The top colored regions
indicate SOI with phosphorus doping level at 1019 cm 3, the
bottom colored region indicates silicon substrate with boron
doping of 1015 cm 3, and the white region indicates the
BOX layer, where the SOI regions has been etched away
using the electron cyclotron resonance RIE (ECR-RIE)
technique.
The fabrication process is as follows. At ﬁrst 60nm
thickness of negative resist RD-2000N was coated on the
SOI layer and single dot structured SET (Fig. 1) was
patterned using the high-resolution electron beam lithogra-
phy with a lithographically deﬁned diameter of approx-
imately 90nm for the island. The adjacent constrictions that
act as tunnel barriers connecting the charging island to the
source and drain electrodes are of 70nm in width. The
pattern was etched using ECR-RIE technique and was
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4386thermally oxidized at 1000  C to passivate the surface states
and reduce the eﬀective thickness of the SOI down to
approximately 30nm. This ﬁnal oxidation leads to resulting
overall dot diameter of approximately 70nm.
3. Measurements and Three-Dimensional Capacitances
Simulation
To characterize the fabricated SET, electrical measure-
ments were carried out at the temperature of 4.2K. The gate
voltage dependence of the device was obtained by sweeping
the VG4 at the diﬀerential values of VG1, VG2, and VG3 as
shown in the Figs. 2(a), 2(b), and 2(c) respectively. These
plots show the measured diﬀerential conductance through
the SET @ID=@VG4. In these measurements, drain to source
bias voltage was kept at 1mV. The coupling capacitances
between G1, G2, G3, and G4, and the SET island extracted
from the diﬀerential conductance characteristics are CG1 ¼
0:27aF, CG2 ¼ 0:38aF, CG3 ¼ 0:33aF, and CG4 ¼ 1:0aF,
respectively. The total capacitance of the island is estimated
to be CP   16aF from the measured coulomb blockade
voltage Vgap   10mV.
In order to demonstrate the correctness of the extracted
gate capacitances values which were obtained from the
measurement characteristics, three dimensional capacitance
simulations was performed. In the simulation, electric ﬁeld
distribution in the three-dimensional structure is calculated
by solving the three-dimensional Poisson’s equations for the
applied electric potential to the electrodes and electric
charge distribution in the device with the speciﬁed boundary
conditions. From this potential distribution, the capacitance
matrix is estimated by computing the electric ﬂux ﬂowing
into the SET island. Figure 3 shows the simulated potential
distributions in the device for the applied 1V to the gates
G1, G2, and G4 respectively. The simulated capacitance
values between the gates and island are found to be
CG1 ¼ 0:30613aF, CG2 ¼ 0:41108aF, CG3 ¼ 0:30613aF,
and CG4 ¼ 0:97107aF. It is found that these simulated
capacitance values agree with the extracted capacitances
from the measurements. This capacitance agreement con-
ﬁrms the geometrical deﬁned nature of the fabricated SET.
4. Integration of nc-Si QDs with the SET
Fabrication equipment of the nc-Si QD consists of a VHF
plasma cell and an ultrahigh-vacuum (UHV) chamber. The
nc-Si QD with a diameter of  10nm is formed in the gas
phase of a SiH4 plasma cell by the decomposition of pulsed
SiH4 gas supply by VHF plasma and deposited on the
substrate randomly. Experimental process and formation
of nc-Si QD is discussed in detail in refs. 5–7. Integration
of size-controlled nc-Si QDs with the SET was done by
depositing nc-Si QDs on fabricated SET in the UHV
chamber. After fabricating the SET [Fig. 4(a)], a resist hole
was prepared in the narrow region between the SET island
and three gate electrodes (G1, G2, and G3) using the
electron beam lithography as shown in Fig. 4(b). After that,
nc-Si QDs were deposited on the SET patterned substrate
[Fig. 4(c)]. In the resist hole area nc-Si QDs contacted
directly to the substrate. The unwanted nc-Si QDs on the
substrate are removed by lift-oﬀ process [Fig. 4(d)].
To study the eﬀects of the charge polarizations in the
double nc-Si QDs on SET, we carried out three-dimensional
capacitance simulation and the equivalent circuit simulation.
To estimate the various capacitances in the nc-Si QDs
integrated SET [Fig. 5(a)], three-dimensional capacitance
simulation was done as explained in measurement and three-
dimensional capacitance simulation section for the structure
shown in Fig. 3. The simpliﬁed equivalent circuit of the
SET with nc-Si QDs is shown in Fig. 5(b). QD1 is the nc-Si
QD nearer to the SET and QD2 is the nc-Si QD nearer to
the triple-gate, and CQD1QD2 is capacitance between QD1
(a)
(b)
(c)
Fig. 2. The gate depended conductance @ID=@VG4 for the diﬀerent values
of (a) VG1, (b) VG2, and (c) VG3.
Fig. 1. (a) Schematic top-view of the lithographically fabricated single
dot structured SET with four gates.
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between G2 and QD1, and the capacitance between the
QD2 and the SET island were included, and CQD1QD2 was
treated as a normal capacitor to estimate the eﬀects of charge
polarizations. Figure 6 shows diﬀerential SET current simu-
lated at 4.2K and 1mV drain bias in the condition of: (a)
 e in the top nc-Si QD and þe in the bottom nc-Si QD
(QQD1 ¼  e, QQD2 ¼þ e); (b) no charge polarizations in the
nc-Si QDs (QQD1 ¼ QQD2 ¼ 0); (c) þe in the top nc-Si QD
and  e in the bottom nc-Si QD (QQD1 ¼þ e, QQD2 ¼  e).
ID–VG4 curves at VG2 ¼ 3:2V along with dotted lines in
6(a)–6(c) for the three diﬀerent charge polarizations are
shown in 6(d). These results indicate that charge polarization
with the magnitude of as small as a fraction of  e can be
sensed as their remarkable shifts.
5. Conclusions
The single-electron transistor with multiple side gates has
been fabricated in the SOI substrate as a highly-sensitive
charge detector. We have extracted the coupling capacitance
values from the observed Coulomb oscillation character-
istics and have shown good agreement with the theoretical
estimates obtained using three-dimensional capacitance sim-
ulation. Integration of the tunnel-coupled nc-Si DQDs onto
the fabricated SET have been carried out for the ﬁrst time
by using in-situ deposition. The equivalent circuit analysis
of the nc-Si DQD integrated SET has shown that charge
polarization with the magnitude of as small as a fraction of
 e in double nc-Si QDs with diameter of  10nm can be
sensed with ﬁnite shift of the Coulomb oscillation peaks.
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Fig. 4. Schematic diagrams outlining steps involved in the fabrication
process: (a) SET with four side-gate; (b) spin coating the surface with a
resist material and a resist hole prepared through electron beam
lithography; (c) deposition of nc-Si QDs; (d) removing the unwanted
nc-Si QDs on the substrate.
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Fig. 5. (a) SEM image of the nc-Si QDs integrated SET. (b) The
simpliﬁed equivalent circuit of the device shown in (a). QD1 is the nc-Si
QD nearer to the SET and QD2 is the nc-Si QD nearer to the triple-gate,
and CQD1QD2 is capacitance between QD1 and QD2. On the simulations,
capacitance CG2QD1 between G2 and QD1, and capacitance CQD2IS
between QD2 and the SET island were included, and capacitance
CQD1QD2 between the nc-Si QDs was treated as a normal capacitor to
estimate the eﬀects of charge polarizations.
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Fig. 3. Potential distributions in the device for the applied 1V to the gates
(a) G1, (b) G2, and (c) G4 respectively.
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Fig. 6. Diﬀerential SET current simulated at 4.2K and 1mV drain bias in the condition of: (a)  e in the top nc-Si QD and þe in the
bottom nc-Si QD (QQD1 ¼  e, QQD2 ¼þ e); (b) no charge polarizations in the nc-Si QDs (QQD1 ¼ QQD2 ¼ 0); (c) þe in the top nc-
Si QD and  e in the bottom nc-Si QD (QQD1 ¼þ e, QQD2 ¼  e). ID–VG4 curves at VG2 ¼ 3:2V along with dotted lines in (a)–(c)
for the three diﬀerent charge polarizations are shown in (d).
Jpn. J. Appl. Phys., Vol. 46, No. 7A (2007) Y. KAWATA et al.
4389